


<Fig. 2> 2-Stage OTA Schematic




**Differential Amplifier** 



If 
$$v_{G1} = v_{G2}$$
,  $v_o = v_{D1} - v_{D2} = 0$   
If  $v_{G1} > v_{G2}$ ,  $v_o < 0$   
If  $v_{G1} < v_{G2}$ ,  $v_o > 0$ 

Non-zero output only for input difference → Differential amplifier







Common-Mode:  $v_{G1} = v_{G2} = v_{CM}$  $V_{DD}$  $R_D$   $I/2 \bigvee v_{D2} = V_{DD} - \frac{I}{2}R_D$  $R_D$  $v_{D1} = V_{DD} - \frac{I}{2}R_D \circ \psi I/2$ UCM  $v_S = v_{CM} - V_{GS}$  $-V_{SS}$ 

 $v_{D1} - v_{D2} = 0$  (No CM output)

v<sub>CM, max</sub>?

$$v_{DS} \ge v_{GS} - V_t$$

$$(V_{DD} - \frac{I}{2}R_D) - (v_{CM} - v_{GS}) \ge v_{GS} - V_t$$

$$V_{DD} - \frac{I}{2}R_D + V_t \ge v_{CM}$$


$$\therefore v_{CM,\max} = V_t + V_{DD} - \frac{I}{2}R_D$$

v<sub>CM, min</sub>?


➔ Input common-mode range



Differential-mode small-signal analysis (assume  $v_{id} < V_{CM}$ )








Differential pair acts as CS amplifier for input difference!





Why a differential amplifier?

- Input stage for operational amplifier (Op-Amp)

- Not sensitive to noises that are common to both input signals.


**Common-Mode Rejection Ratio** 

 $CMRR = |A_d/A_{cm}|$ 

Ideally, infinite




What if the current source is NOT ideal?





Common-Source with source resistance

Common-mode half circuit




 $\frac{v_{o1}}{v_{icm}} = ? \qquad v_{o1} = -g_m v_{gs} R_D$   $v_{gs} = v_{icm} - g_m v_{gs} (2R_{SS})$   $v_{gs} = \frac{v_{icm}}{1 + 2g_m R_{SS}}$   $\frac{v_{o1}}{v_{icm}} = -\frac{g_m R_D}{1 + 2g_m R_{SS}} \approx -\frac{R_D}{2R_{SS}}$   $\Rightarrow \text{ common-mode gain due to } R_{ss} \text{ for single-ended output}$ Differential extract (second conduct on the second conduct on the second conduct on the second conduct on the second conduct of the second conduc

Differential output ( $v_o = v_{o1} - v_{o2}$ ),  $v_o = 0$ 



What if the current source is NOT ideal? Differential-Mode



CMRR for differential output?

Electronic Circuits 2 (07/1)




With anti-symmetric input, the mid-point is still small-signal ground!

$$A_d = -g_m(R_D \| r_o)$$

Mode Rejection Ratio

$$\mathbf{CMRR} = \left| \frac{A_d}{A_{cm}} \right| \simeq \frac{g_m(R_D \parallel r_o)}{\frac{R_D}{2R_{ss}}}$$





MOS differential pair is based on the symmetry

Anything that breaks the symmetry affects the circuit performance (CMRR, input offset)

Device mismatches cause non-ideal performance  $\rightarrow$  Eliminate R<sub>D</sub>








due to non-ideal current source.






Assume it is (almost) symmetric

→ Source terminals are grounded
 Half circuit analysis is possible

What is wrong with the half-circuit analysis?

 $A_d = \frac{v_o}{v_{id}} = \frac{g_m r_o}{2}$ 





The current mirror action is not considered!

Current mirror doubles the transconductance

➔ Twice voltage gain!

$$\therefore A_d = \frac{v_o}{v_{id}} = \frac{1}{2}g_m r_o$$

$$\therefore CMRR = \left|\frac{A_d}{A_{cm}}\right| \simeq \frac{\frac{1}{2}g_m r_o}{\frac{1}{2g_m R_{ss}}} = g_m^2 r_o R_{ss}$$

